Quantum-dot Cellular Automata (QCA) is a novel computing mechanism that can represent binary information based on spatial distribution of an electron charge configuration in chemical molecules.
INTRODUCTION
Nano technology and devices will have revolutionary impact on the computeraided design (CAD) field. Similarly, CAD research at circuit, logic, and architectural levels for nano devices can provide valuable feedback to nano research and illuminate ways for developing new nano devices. It is time for CAD researchers to play an active role in nano research. One approach to computing at the nano-scale is the quantum-dot cellular automata (QCA) concept that represents information in a binary fashion but replaces a current switch with a cell having a bistable charge configuration. QCA devices can be realized in metal [Amlani et al. 1998 ] or with chemical molecules [Lieberman et al. 2002] . A wealth of experiments have been conducted with metal-dot QCA, with individual devices [Amlani et al. 1998 ], logic gates Amlani et al. 1999] , wires , latches [Kummamuru et al. 2002] , and clocked devices [Kummamuru et al. 2002] . These advancements have been followed by various recent efforts in developing CAD tools for QCA-based circuits and systems [Gergel et al. 2003; Bernstein 2003; Walus et al. 2004 ; J. Huang and Lombardi 2004] . A recent work on ILP-based QCA circuit partitioning is presented in Antonelli et al. [2004] , where the authors partition individual gates to timing zones so that the difference in clocking zone heights is minimized.
Our goal in this article is to explain how CAD can help research move from small circuits to small systems of quantum-dot cellular automata (QCA) devices. We leverage our ties to physical scientists who are working to build real QCA devices. Based upon this interaction, a set of near-term buildability constraints has evolved-essentially a list of logical constructs that are viewed as implementable by physical scientists in the near-term. Until recently, most of the design optimizations have been done by hand. These initial attempts to automate the process of removing a single, undesirable, and unimplementable feature from a design were quite successful. We now intend to use CAD, especially physical layout automation, to address all undesirable features of design that could hinder movement toward a "buildability point" in QCA. The net result should be an expanded subset of computationally interesting tasks that can be accomplished within the constraints of a given buildability point. CAD will also be used to project what is possible as the state-of-the-art in physical science expands.
In this article, we present the first partitioning and placement algorithm for automatic QCA layout. The purpose of zone partitioning is to initially partition a given circuit such that a single clock potential modulates the interdot barriers in all of the QCA cells within each zone. We then place these zones as well as individual QCA cells in these zones during our placement step. We identify several objectives and constraints that will enhance the buildability of QCA circuits and use them in our optimization process. The results are intended to: (1) define what is computationally interesting and could actually be built within a set of predefined constraints, (2) project what designs will be possible as additional constructs become realizable, and (3) provide a vehicle that we can use to compare QCA systems to silicon-based systems.
PRELIMINARIES
This section briefly reviews the background of QCA devices and clocking schemes. Then, a detailed comparison between QCA and CMOS technologies is provided. Lastly, we discuss the need for QCA CAD research, especially the physical layout automation.
QCA Circuit Building Blocks
QCA circuits are built from the following components.
2.1.1 QCA Device. A high-level diagram of a "candidate" four-dot metal QCA cell appears in Figure 1 (a) [Amlani et al. 1998 ]. It depicts four quantum dots that are positioned to form a square. Exactly two mobile electrons are loaded into this cell and can move to different quantum dots by means of electron tunnelling. Coulombic repulsion will cause classical models of the electrons to occupy only the corners of the QCA cell, resulting in two specific polarizations. These polarizations are configurations where electrons are as far apart from one another as possible in an energetically minimal position, without escaping the confines of the cell.
2.1.2 QCA Logic Gate. QCA's logic functionality will be explained in terms of generic 4-dot cells. The fundamental QCA logical gate is the three-input majority gate. It consists of five cells and implements the logical equation AB+BC+AC as shown in Figure 1 (b) . Computation is performed by driving the device cell to its lowest energy state which will occur when it assumes the polarization of the majority of the three input cells. Here, the electrostatic repulsion between the electrons in the three input cells and the electrons in the device cell will be at a minimum. As the majority function can be reduced to the AND and OR function, and a means for signal inversion is possible ], QCA's logic set is functionally complete.
2.1.3 QCA Wire. One way of moving data from point A to point B in a QCA circuit is with a 90-degree wire. The wire is called "90-degrees" as the cells from which it is made up are oriented at a right angle. The wire is a horizontal row of QCA cells, and a binary signal propagates from left-to-right because of electrostatic interactions between adjacent cells. A QCA wire can also be comprised of cells rotated 45-degrees. Here, as a binary signal propagates down the length of the wire, it alternates between a binary 1 and a binary 0 polarization. QCA wires possess the unique property that they are able to cross in the plane without the destruction of the value being transmitted on either wire as shown in Figure 1 (c) . This property holds only if the QCA wires are of different orientations (i.e. a 45-degree wire crossing a 90-degree wire ). However, it is most important at present that all layout is assumed to be two-dimensional.
2.1.4 QCA Clock. QCA's clock was first characterized by Lent et al. [2000] as having 4 phases. During the first clock phase (switch), QCA cells begin as unpolarized with low interdot potential barriers. During this phase, barriers are raised, and the QCA cells become polarized according to the state of their drivers (i.e. their input cells). It is in this clock phase that actual switching (or computation) occurs. By the end of the clock phase, barriers are high enough to suppress any electron tunnelling and cell states are fixed. During the second clock phase (hold), barriers are held high so the outputs of the subarray that has just switched can be used as inputs to the next stage. In the third clock phase, (release), barriers are lowered and cells are allowed to relax to an unpolarized state. Finally, during the fourth clock phase (relax), cell barriers remain low and cells stay in an unpolarized state [Tougaw and Lent 1994] .
Individual QCA cells need not be clocked or timed separately. However, a physical array of QCA cells can be divided into zones that offer the advantage of multiphase clocking and group pipelining. For each zone, a single potential would modulate the interdot barriers in all of the cells in a given zone. Such a clocking scheme allows one zone of QCA cells to perform a certain calculation, have its state frozen by the raising of interdot barriers, and then have the output of that zone act as the input to a successor zone.
In a molecular implementation of QCA, the four phases of a clock signal would most likely take the form of time-varying but repetitious voltages applied to silicon wires embedded underneath some substrate to which QCA cells were attached. Every fourth wire would receive the same voltage at the same time [Hennessy and Lent 2001] . Neighboring wires see delayed forms of the same signal. The charge and discharge of the embedded silicon wires will move the area of activity (i.e. computation or data movement) across the molecular layer of QCA cells with computation occurring at the leading edge of the applied electric field. Computation moves across the circuit in a continuous "wave" [Tougaw and Lent 1994] .
QCA Wins
As QCA is being considered as an alternative to silicon-based computation, it is appropriate to enumerate what QCA's "advantages" over silicon-based systems could be (as well as its potential obstacles). We begin by listing obstacles to CMOS-based Moore's Law design (Table I) , their effects on silicon-based systems, and how they will affect QCA.
Based on the information in Table I , it is apparent that QCA faces some of the same general problems as silicon-based systems (timing issues, lithography resolutions, and testing), that QCA does not experience some of the problems of silicon-based systems (quantum effects and tunnelling), and that siliconbased systems can address one problem better than QCA currently can (I/O). However, if the I/O problem is resolved, QCA can potentially offer significant "wins" with regard to reduced power dissipation and fabrication. Additionally, QCA can also offer orders of magnitude in potential density gains when compared to silicon-based systems. When examining the existing design of an ALU for a simple processor [Niemier and Kogge 2001] , one version is potentially 1800 times more dense (assuming deterministic cell placement) than an end of the CMOS curve equivalent (0.022 micron process). If based on a more implementable FPGA (whose logic cell is a single NAND gate), the ALU is no less dense than a fully custom, end of the CMOS curve equivalent . Clearly, realizable and potential QCA systems warrant further study.
• S. K. Lim et al. A gate that controls the flow of electrons in a transistor could allow them to tunnel through small barriers-even if the device is supposed to be off [Packan 1999] .
No effect; QCA devices are charge containers not current switches and actually leverage this property.
High power dissipation
Chips could melt [Rabaey 1996; Mead and Conway 1980] Self-assembly could be much more inexpensive.
Buildability Analysis via QCA CAD
One might argue that it would be premature to perform any systems-level study of an emergent device while the physical characteristics of a device continue to evolve. However, it is important to note that many emergent, nano-scale devices are targeted for computational systems-and to date, most system-level studies have been proposed by physical scientists and usually end with a demonstration of a functionally-complete logic set or a simple adder. Useful and efficient computation will involve much more than this, and, in general, it is important to provide scientists with a better idea of how their devices should function. This coupling can only lead to an accelerated development of functional and interesting systems at the nano-scale. More specifically, with QCA, physicists are currently preparing to test the self-assembly process and its building blocks. Thus, our work can help provide the physicists with computationally interesting patterns-the real and eventual desired end result. Our toolset will focus on the following undesirable design schematic characteristics associated with a near-to-midterm buildability point: large amounts of deterministic device placement, long wires, clock skew, and wire crossings. We will use CAD to: (1) identify logic gates and blocks that can be duplicated to reduce wire crossings, (2) rearrange logic gates and nodes to reduce wire crossings, (3) create shorter routing paths to logical gates (to reduce the risk of clock skew and susceptibility to defects and errors), and (4) reduce the area of a circuit (making it easier to physically build). Some of these problems have been individually considered in existing work for silicon-based VLSI design. Some examples include clock routing with skew minimization [Tsay 1993 ], logic duplication with delay minimization [Enos et al. 1999] , placement with wirelength minimization [Kleinhans et al. 1991] , and floorplanning with area minimization [Murata et al. 1995] . However, wire crossing rarely becomes an issue in CMOS circuits due to the availability of multiple routing layers and vias. At this point, QCA routing is restricted to planar, with a very limited number of wire crossing permitted. Thus, wire crossing minimization is crucial in improving the buildability of QCA layouts.
CMOS vs QCA Placement
Although QCA and CMOS have considerable technological differences, CMOS VLSI placement algorithms [Dunlop and Kernighan 1985; Kernighan et al. 1991; Sun and Sechen 1995] have been modified to satisfy the design constraints imposed by QCA physical science. There are many reasons for using this approach. Notably, VLSI design automation algorithms work on graphbased circuits, and it has been found to be advantageous to represent QCA circuits as graphs especially because, at present, only two-dimensional circuits have been proposed and are seen as technically feasible. Existing algorithms can be finetuned to meet QCA's constraints and objectives. Additionally, physical design issues for CMOS have been widely studied, optimized, and proven to be NP-complete [Garey and Johnson 1979] . Thus, it makes sense to leverage this existing body of knowledge and apply it to a new problem. Finally, because so few design automation tools and methodologies exist for QCA, using VLSI algorithms as a base will allow us to compare and set standards for our place and route methodologies.
More specifically, we note the following similarities and differences between CMOS and QCA placement.
-Similarity. In CMOS placement, in order to efficiently handle the design complexity, partitioning, floorplanning, and placement are performed in order (hierarchical approach). We use a similar approach in QCA placement: zone partitioning, zone placement, and cell placement. The objectives are
common in both CMOS and QCA partitioning for the same purpose, namely, cut size and performance. The area, performance, congestion, and wirelength objectives are common in both CMOS and QCA placement. -Difference. Two major sources of the difference between CMOS and QCA are QCA clocking and the QCA single-layer routing resource. Wire crossing minimization is critical in QCA placement since QCA layout needs to be done in a single layer, unlike the multilayer CMOS layout. Thus, node duplication in CMOS targets area and performance, while QCA duplication focuses on wire crossing. In order to meet the QCA clocking requirement, we use klayered bipartite graphs to represent the original and partitioned netlist. This, in turn, requires QCA partitioning to minimize area increase (after the bipartite graph construction). In addition, the length of all reconvergent paths from the same partition should be balanced (discussed in detail later) and cyclic dependency is not allowed.
PROBLEM FORMULATION
In this section, we provide an overview of the placement process of QCA circuits. We then present the formulation of three problems related to QCA placementzone partitioning, zone placement, and cell placement problem. Our recent work on zone partitioning and zone placement is available in Nguyen et al. [2003] and our work on cell placement in Ravichandran et al. [2004] .
Overview of the Approach
QCA placement is divided into three steps: zone partitioning, zone placement, and cell placement. The purpose of zone partitioning is to decompose an input circuit such that a single potential modulates the inner-dot barriers in all of the QCA cells that are grouped within a clocking zone. Unless QCA cells are grouped into zones to provide zone-level clock signals, each individual QCA cell will need to be clocked. The wiring required to clock each cell individually would easily overwhelm the simplicity won by the inherent local connectivity of QCA architecture. However, because the delay of the biggest partition also determines the overall clock period, the size of each partition must also be determined carefully. In addition, four-phase clocking imposes a strict constraint on how to perform partitioning. The zone placement step takes as input a set of zones with each zone assigned a clocking label obtained from zone partitioning. The output of zone placement is the best possible layout for arranging the zones on a two-dimensional chip area. Finally, cell placement visits each zone to determine the location of each individual logic QCA cell, a cell used to build majority gates. An illustration of the QCA placement and routing step is shown in Figure 2 .
Zone Partitioning Problem
A gate-level circuit is represented with a directed acyclic graph (DAG) G(V , E). Let P denote a partitioning of V into K nonoverlapping and nonempty blocks. Let G (V , E ) be a graph derived from P , where V is a set of logic blocks, and E is a set of cut edges based on P . A directed edge e(x, y) is cut if x and y Fig. 2 . Overview of the QCA layout automation process. A logic and a wire block are shown. First, the input circuit is partitioned into logic and wire blocks (zone partitioning). Second, each block is placed onto 2D-space while satisfying QCA timing constraints (zone placement). Third, QCA cells in each block is placed (QCA cell placement). Fourth, routing is performed to finish interblock interconnect (global QCA routing) and intrablock interconnect (detailed QCA routing). belong to different blocks in P . Two paths p and q in G are reconvergent if they diverge from and reconverge to the same blocks as illustrated in Figure 3 (a). If l ( p)denotes the length of a reconvergent path p in G then l ( p) is defined to be the number of cut edges along p. A formal definition of the zone partitioning problem is as follows.
Definition 3.1. In zone partitioning, we seek a partitioning of logic gates in the given netlist into a set of zones so that cutsize (= total number of cut nets) and wire block (= required during the subsequent zone placement) are minimized. The area of each partition needs to be bounded (area constraint), and cyclic dependency among partitions (acyclic constraint) should not exist. In addition, the length of all reconvergent paths should be balanced (clocking constraint).
An illustration of reconvergent path constraint is shown in Figure 3 . Cycles may exist among partitions as long as their lengths are in multiples of four due to QCA clocking. However, it is hard to enforce this constraint while handling other objectives and constraints. Therefore, we decide to prevent any cycles from forming at the partition level. In addition, it is difficult to maintain the reconvergent path constraint during the partitioning process. Therefore, we allow the reconvergent path constraint to be violated and perform a postprocess to add wire blocks to fix this problem. Since the addition of wire blocks causes the overall area to increase, we minimize the amount of wire blocks that are needed to completely remove the reconvergent path problems during zone partitioning.
Zone Placement Problem
Assuming that all partitions (= zone) have the same area, placement of zones becomes a geometric embedding of the partitioned network onto a m × n grid, where each logic/wire block is assigned to a unique location in the grid. In this case, a bipartite graph exists for every pair of neighboring clocking levels. We define the k-layered bipartite graph as follows. Therefore, the zone placement problem is to embed a zone-level k-layered bipartite graph onto an m × n grid so that all blocks in the same layer are placed in the same row. All the I/O terminals are assumed to be located on the top and bottom boundary of each block, and we may insert routing channels between clocking levels for the subsequent routing. A formal definition of zone placement problem is as follows.
Definition 3.3. For zone placement, we seek to place the zones we obtain from zone partitioning onto a 2D space so that area, wire crossings, and wire length are minimized. Each zone (= logic/wire block) is labeled with a clocking level (= longest path length from input zones), and all zones with the same clocking level should be placed in the same row (clocking constraint). In addition, all interzone wires need to connect two neighboring rows (neighboring constraint).
Cell Placement Problem
The input to the cell placement is the zone placement result where all logic/wire blocks at the same clocking level are placed in the same row. Then the output of cell placement is an arrangement of QCA cells in each logic block. The reconvergent path problem does not exist in cell placement-it is perfectly fine to have unbalanced reconvergent path lengths among the logic gates in each logic block. The reason is that correct output values will eventually be available at the output terminals in each block if the clock period is longer than the maximum path delay in each block. We determine the clock period based on the maximum path delay among all logic/wire blocks.
Definition 3.4. In cell placement, we seek a placement of individual logic gates in the logic block so that area, wire crossing, and wirelength are minimized. The following set of constraints exists during QCA cell placement:
(1) the timing constraint-the signal propagation delay from the beginning of a zone to the end of a zone should be less than a clock period established from zone partitioning 1 and the constraints of physical science (maximum zone delay) (i.e., we want to eliminate possible skew), (2) the terminal constraint-the I/O terminals are located on the top and bottom boundaries of each logic block, (3) the signal direction constraint-the signal flow among the logic QCA cells needs to be unidirectional, from the input to the output boundary for each zone.
The signal direction is caused by QCA's clocking scheme where an electric field E, created by the underlying CMOS wire, is propagating unidirectionally within each block. Thus, cell placement needs to be done in such a way as to propagate the logic outputs in the same direction as E. In order to balance the length of intrazone wires, we construct a cell-level k-layered bipartite graph for each zone and place this graph.
ZONE PARTITIONING ALGORITHM
This section presents our zone partitioning and wire block insertion algorithms. Our zone partitioning algorithm is an iterative improvement-based method, whereas our wire block insertion is based on the longest path computation.
Zone Partitioning
Let lev( p) denote the longest path length from the input partitions (partitions with no incoming edges) to partition p, where the path length is the number of partitions along the path. Then wire(e) denotes the total number of wire blocks to be inserted on an interpartition edge e to resolve the unbalanced reconvergent path problem (clocking constraint of the QCA zone partitioning problem). Simply, wire(e) = lev( y) + lev(x) − 1 for e = (x, y), and the total number of wiring blocks required without resource sharing is wire(e). Thus, our heuristic approach is to minimize the wire(e) among all interzone edges while maintaining acyclicity. Then, during postprocessing, any remaining clocking problems are fixed by inserting and sharing wire blocks. An illustration of zone partitioning and wire block insertion is shown in Figure 4 .
First, the cells are topologically sorted and evenly divided into a number of partitions ( p 1 , p 2 , . . . p k ). The partitions are then level-numbered using a breadth-first search. Next, the acyclic FM partitioning algorithm [Cong and Lim 2000] is performed on adjacent partitions p i and p i+1 . Constraints that must be met during any cell move include area and acyclicity. The cell gain has two components: cutsize gain and wire block gain. The former indicates the reduction in the number of interpartition wires, whereas the latter indicates the reduction in the total number of wire blocks required. We then find the best partition based on a combined cost function for both cutsize and wire block gain. Multiple passes are performed on two partitions p i and p i+1 until there is no more improvement on the cost. Then, this acyclic bipartitioning is performed on partitions p i+1 and p i+2 , and so on.
• S. K. Lim et al. Movement of a single cell can possibly change lev( p), the level number of a partition p. Therefore, every time a cell move is made, we check to see if this cell move affects the level number. There are two ways levels can change: an interzone edge is newly introduced or completely removed. In Figure 5 , cell a in Figure 5 (a) is moved from partition A to B, thereby creating a new interpartition edge in 5(b). This, in turn, changes the level of all downstream partitions. In Figure 5 (c), cell a in Figure 5 (a) is moved from partition A to C, thereby removing the interpartition edge between A and C 5(c). 2 This again changes the level of all downstream partitions. For updating the level, we maintain a maxparent for each p so that the level number of the parent of p is lev( p) − 1. lev(F ) is defined as the level number of the "from block" of a cell c, and lev(T ) is defined as the level number of the "to block" of c. In the first case where a new interpartition edge is created, lev(T ) is updated if lev(F ) ≥ lev(T ) after the cell move. In this case, lev(T ) = lev(F ) + 1. Then, we recursively update the maxparent and levels of all downstream partitions. The maxparent for partition C was changed from A to B in Figure 5 (b), and lev(C) now becomes lev(B) + 1 = 2. This, in turn, requires the level number of all downstream nodes to change. In the second case, where an existing interpartition edge is removed, the maxparent again needs to be updated. The maxparent for partition C was changed from A to none in Figure 5 (c), and lev(C) now becomes lev(C) = 0.
Wire Block Insertion
During the postprocessing, we fix any remaining clocking problems by inserting and sharing wire blocks, while satisfying wire capacity constraints. The input to this algorithm is the set of partitions and interpartition edges. First, a super-source node is inserted in the graph whose fan-out neighbors are the original sources in the graph. This is done to ensure that all sources are in the same clocking zone. Then the single-source longest path is computed for the graph with the super-source node as the source, and every partition is assigned a clocking level based on its position in the longest path from the source. For a graph with E interpartition edges, this algorithm runs in exactly O(E ) iterations. In the algorithm's next stage, any edge connecting partitions that are separated by more than one clock phase is marked, and the edge is added to an array of bins at every index where a clocking level is missing in the edge. The following algorithms perform wire block insertion.
wire_block_insertion}(G(V,E))
lev ( The number of wire blocks in each bin is calculated based on a predetermined capacity for the wire blocks. This capacity is calculated based on the width of each cell in the grid. Then the interpartition edges are distributed among the wire blocks, filling one wire block to full capacity before filling the next. It might seem that a better solution would be to evenly distribute the edges to all the wire blocks in the current level. This is not true because the wire blocks with the most number of feed-throughs are placed closer to the logical blocks in the next stage. This minimizes wirelength, and hence the number of wire crossings.
ZONE PLACEMENT ALGORITHM
This section presents our zone placement algorithm. Our zone partitioning algorithm is an iterative improvement-based method, where the initial placement of a zone-level k-level-bipartite-graph is refined via block swap for wire crossing and wirelength reduction.
Placement of a K-Layered Bipartite Graph
The logical blocks (obtained from the partitioning stage) and the wire blocks (obtained from postprocessing) are placed on an m × n grid with a given aspect ratio and skew. The individual zone dimensions and the column widths are kept constant to ensure scalability and manufacturability of this design because otherwise clocking lines would have to be laid underneath the QCA circuits with great precision. The partitions are laid out on the grid with the cells belonging to the first clocking zone occupying the left-most cells of the first row of the grid, and the next level occupying the left-most cell of the next row, and so on, until row r. The next level of cells is placed again on row r to the right of the rightmost placed cell among the r placed rows. The next level of cells is placed in row r − 1, and the rest of the cells are placed in a similar fashion until the first row is reached. This process is repeated until all cells are placed (thereby forming a snake-shape). The white nodes are white space that is introduced because of variations in the number of wire and logic blocks among the various clocking levels. The maximum wirelength between any two partitions in the grid determines the clock frequency for the entire grid as all partitions are clocked separately. For the first and last rows (where interpartition edges are between partitions in two different columns), maximum wirelength was given more priority as maximum wire length at these end zones can be twice as bad as the maximum wire length between partitions on the same column. An illustration of zone placement and wire crossing minimization is shown in Figure 6 .
Wire Crossing Minimization
During the next phase, blocks are reordered within each clocking level to minimize interpartition wirelength and wire crossings. Two classes of solutions were applied to minimize the these objectives: an analytical solution that uses a weighted barycenter method, and Simulated Annealing. The analytical method only considers wire crossings since there is a strong correlation between wirelength and number of wire crossings.
Analytical Solution. A widely used method for minimizing wire crossings (introduced by Sugiyama et al. [1981] ) is to map the graph into a k-layer bipartite graph. The vertices within a layer are then permuted to minimize wire crossings. This method maps well to the problem as we need to only consider the latter part of the problem (the clocking constraint yields us the k-layer bipartite graph). Still, even in a two-layer graph, minimizing wire crossings is NP-hard [Sugiyama et al. 1981] . Among many heuristics proposed, the barycenter heuristic [Sugiyama et al. 1981] has been found to be the best heuristic, in general, for this class of problems. A modified version of the barycenter heuristic was used to accommodate for edge weights. The edge weights represent the number of interpartition edges that exist between the same pair of partitions. The heuristic can be summarized as follows:
where v is the vertex in the variable layer, n is the neighbor in the fixed layer, and N is the set of all neighbors in the fixed layer. Simulated Annealing. A move is done by randomly choosing a level in the graph and then swapping two randomly chosen partitions [ p 1 , p 2 ] in that level in order to minimize the total wirelength and wire crossing. In our implementation, the initial calculation of the wirelength takes O(n) and updating wire crossing takes O(n 3 ), where n is the number of nodes in a layer of the bipartite graph. In our approach, we initially compute the wirelength and wire crossing and incrementally update these values after each move so that the update can be done in O(m) time, where m is the number of neighbors for p i . This speed-up allows us to explore a greater number of candidate solutions and, as a result, obtain better quality solutions.
CELL PLACEMENT ALGORITHM
This section presents our cell placement algorithm which consists of feedthrough insertion, row folding, and wire crossing and wirelength optimization steps. Figure 7 shows an illustration of cell placement as well as QCA routing.
Feed-Through Insertion
In order to satisfy the relative ordering and to satisfy the signal direction constraint, the original graph G(V , E) is mapped into a k-layered bipartite graph G (V , E ) which is obtained by insertion of feed-through gates, where V is the union of the original vertex set V and the set of feed-through gates, and E is the corresponding edge set. The following algorithm performs feed-through insertion.
• S. K. Lim et al. 
feed-through_insertion(G(V,E))
if (V is empty) return; n = V.pop(); if (n has no child with bigger level) return; g = new feed-through; lev(g) = lev(n) + 1; for (each child c of n) c.parent = g; g.child = c; g.parent = n; n.child = g; add g into G; feed-through_insertion(G(V,E));
In this algorithm, we traverse through every vertex in the vertex set of the graph. For a given vertex, if any of the outgoing edges terminate at a vertex with topological order more than one level apart, a new feed-through vertex is added to the vertex set. The parent of the feed-through is set to the current vertex, and all children of the current vertex which have a topological order difference of more than one is set as the children of the feed-through. We do not need to specifically worry about the exact level difference between the feedthrough and the child nodes since this feed-through insertion is a recursive process. This algorithm runs in O(k|V |), where k is the maximum degree of V . Figure 8 shows the graph before and after feed-through insertion. A trivial result of this stage is that all short paths have a set of feed-throughs between the last logical gate in the path and last row.
Row-Folding Algorithm
After the feed-through insertion stage, some rows may have more gates than the average number of gates per row. The row with the largest number of gates defines the width of the entire zone, and hence the width of the global column to which the zone belongs. This increases the circuit area by a huge factor. Hence, rows with a large number of cells are folded into two or more rows. This is done by inserting feed-through gates in place of the logic gates and moving the gates to the next row. Row-folding decreases the width of the row since feed-throughs have a lower width than the gate it replaces. A gate g is moved into the next existing row if it belongs to the row that needs to be folded, and all paths that g belongs to contain at least one feed-through with a higher topological order than g . The reason for the feed-through condition is that g , along with all gates between g and the feed-through, can be pushed to a higher row, and the feedthrough can be deleted without violating the topological ordering constraint. The following algorithm performs row-folding.
row_folding (G,w) if (w is a feed-through) return(TRUE); if (w.level = G.max_level) return(FALSE); RETVAL = TRUE; k = w.out-degree; i = 0; while (RETVAL and i<k) RETVAL = row_folding(G,w.CHILD(i)); i = i + 1; return(RETVAL);
This algorithm returns true if a node can be moved and false if a new row has to be inserted. If this feed-through criterion is not met, and the row containing g has to be folded, then a new row is inserted and g is moved into that row.
The number of gates that need to be moved from a row that needs folding into a new row is given by the following trivial calculation. Let n be the number of gates that need to be moved to the next row. Let m be the original number of gates in the row, and let M be the maximum number of gates allowed in a row. Further, let a be the ratio of the width of a feed-through to the width of the gate. Since the width of a gate is always greater than the width of a feed-through, a < 1. For every gate that is moved to a new row, a feed-through has to be inserted in its original place. Hence, after moving n gates to the next row, the width of the original row will now be m − n + an, so n = (m − M )/(1 − a). This calculation is repeated for the next row if n is itself greater than the constraint M . Our strategy is to fix the width of all zones in each "zone column" and let the height of each zone grow from row-folding. Our related experiments indicate that the degree of height increase is well balanced among the zone columns which enables us to maintain the initial aspect ratio given by the zone placement.
Wirelength and Wire Crossing Minimization
During the zone placement stage, a zone-level k-layered bipartite graph is formed via wire block insertion. This graph is then placed in such a way that all zones at the same clocking level are placed in the same row. The same graph transformation and placement is done during cell placement-a cell-level k-layered bipartite graph is formed via feed-through insertion, and this graph is placed in such a way that all cells of the same longest path length are placed in the same row. In both cases, iterative improvement is performed to reduce the wire crossing and wirelength at the zone and cell level. We perform a barycenter heuristic to build the initial solution and perform block/cell swaps to improve the solution quality.
To compute the net wirelength in a circuit, we traverse through every vertex and accumulate the difference between the column numbers of the vertex and all of its children. This runs in O(N ), where N is the number of vertices. But, during the first calculation, we store the sum of all outgoing wirelength in every vertex. This enables us to incrementally update if the position of only one node changes. A node cannot change its row number since, at this stage, the topological level is fixed. If a node changes its position within a level, then it is enough to calculate the difference in position with respect to its neighbors alone. Hence, the subsequent wirelength calculation is reduced to O(K ) where K is the node's vertex degree.
Wire-crossing computation can be done with either the adjacency list or matrix, depending on the sparseness of the graph. We used the adjacency matrix to compute the number of wire crossings in a graph. In a graph, there is a wire crossing between two layers v and u if v i talks to u j , and v x talks to u y , where i, j , x, and y denote the relative positional ordering in the nodes, and either, i < x < j < y or i < x < y < j or x < i < y < j or x < i < j < y, without loss of generality. In terms of an adjacency matrix, this can be regarded as if either the point (i, j ) is in the lower left submatrix of (x, y) or vice versa, there is a crosstalk. Hence, our solution is to count the number of such occurrences. If this counting is done unintelligently, it can be in the order of O(n 4 ). Our algorithm to compute the number of wire crossings runs in O(n 2 ). Figure 9 shows an example of wire-crossing computation. The graph in Figure 9 (a) can be represented by the adjacency matrix shown in Figure 9 (b). The number of crossings in Figure 9 (a) is 3. This can be obtained from the matrix by adding the product of every matrix element and the sum of its leftlower matrix elements. That is, the number of crossings is (A ij × A xy ), where i + 1 < x < n and 1 < y < j − 1. This formula gives a good intuition of the process but is computationally very expensive. We now illustrate our method to calculate wire crossing more efficiently. First, we take the row-wise sum of all entries as shown in Figure 9 (c). Then we use this to compute the column-wise sum as in 9(d). Finally, we multiply all the entries in the original matrix and the column-wise sum matrix to compute the total wire crossingeach entry (r, c) in the original matrix is multiplied by the entry (r + 1, c − 1) in the column-wise sum matrix as shown in 9(d). In the simulated annealing process, when we swap two nodes, it is identical to swapping the corresponding rows in the above matrices. Hence, it is enough if we just update the values of the rows in between the two rows that are being swapped. The pseudocode for this incremental algorithm is as follows. During cell placement, a move is done by randomly choosing a level in the graph and then swapping two randomly chosen gates [ g 1 , g 2 ] in that level in order to minimize the total wirelength and wire crossing. In our implementation, the initial calculation of the wire length takes O(n) and updating wire crossing takes O(n 2 ), where n is the number of nodes in a layer of the bipartite graph. In our approach, we initially compute the wirelength and wire crossing and incrementally update these values after each move so that the update can be done much faster as illustrated. This speed-up allows us to explore a greater Table III . QCA Zone Placement Results taking into account terminal propagation [Dunlop and Kernighan 1985] . Our new algorithm for reducing the number of white nodes involves moving wire blocks to balance the variation in the number of partitions per clocking level. Although our algorithm results in a 67% decrease in wire nodes and 66% decrease in white nodes, there is a tradeoff in a resulting increase in the number of wire crossings. Since wire crossings have been seen as a much more significant problem, we choose to sacrifice an increase in area for a decrease in the number of wire crossings.
Zone Placement Results
Table III details our zone placement results where we report placement area, wirelength, and wire crossings for the benchmark circuits. We compare the analytical solution to simulated annealing. Comparing simulated annealing to the analytical solution, we see an 87% decrease in wirelength and a slight increase in wire crossings.
Cell Placement Results
Table IV shows our cell placement results where we report net wirelength and number of wire crossings for the circuits using our analytical solution and all three flavors of our simulated annealing algorithm. We further tried simulated annealing from an analytical start, and the results were identical to the analytical solution. We observe in general that the analytical solution is better than all three flavors of the Simulated Annealing methods except in terms of wirelength in the case of the weighted Simulated Annealing process. But, the tradeoff in wire crossings makes the analytical solution more viable since wire crossings pose a bigger barrier than wirelength in QCA architecture.
One interesting note is that, when comparing among the three flavors of simulated annealing, we find that simulated annealing with wire-crossing minimization alone has the best wire-crossing number, but surprisingly, in terms of wirelength, the simulated annealing procedure with wirelength alone as the cost function is not as good as the simulated annealing procedure which optimizes both wirelength and wire crossing. We speculate that this behavior is because a lower number of wire crossings has a strong influence on wirelength, but smaller wirelength does not necessarily dictate a lower number of crossings in our circuits.
CONCLUSIONS AND ONGOING WORKS
In this article, we proposed a QCA partitioning and placement problem and present an algorithm that will help automate the process of design within the constraints imposed by physical scientists. Work to address QCA routing and node duplication for wire-crossing minimization are underway. Our ongoing work for zone placement includes a 2D placement solution, where the partitions are placed anywhere in the grid with the help of properly clocked routing channels. The outputs from this work and the work discussed here will be used to generate computationally interesting and optimized designs for experiments by QCA physical scientists. Finally, this work is an example of how systemslevel research can positively affect physical device development and why we should integrate both veins of research. Lastly, during this work it became apparent that a better picture of the QCA circuit design could be painted if we could compare the results from QCA placement to the placement of a CMOS circuit with the same functionality, and our ongoing work focuses on this issue.
